; RUN: llc -march=msp430 < %s | FileCheck %s
target datalayout = "e-p:16:16:16-i1:8:8-i8:8:8-i16:16:16-i32:16:32"
target triple = "msp430-generic-generic"

define i16 @sccweqand(i16 %a, i16 %b) nounwind {
	%t1 = and i16 %a, %b
	%t2 = icmp eq i16 %t1, 0
	%t3 = zext i1 %t2 to i16
	ret i16 %t3
}
; CHECK-LABEL: sccweqand:
; CHECK:	bit.w	r13, r12
; CHECK:	mov.w	r2, r12
; CHECK:	rra.w   r12
; CHECK:	and.w	#1, r12

define i16 @sccwneand(i16 %a, i16 %b) nounwind {
	%t1 = and i16 %a, %b
	%t2 = icmp ne i16 %t1, 0
	%t3 = zext i1 %t2 to i16
	ret i16 %t3
}
; CHECK-LABEL: sccwneand:
; CHECK: 	bit.w	r13, r12
; CHECK:	mov.w	r2, r12
; CHECK:	and.w	#1, r12

define i16 @sccwne(i16 %a, i16 %b) nounwind {
	%t1 = icmp ne i16 %a, %b
	%t2 = zext i1 %t1 to i16
	ret i16 %t2
}
; CHECK-LABEL:sccwne:
; CHECK:	cmp.w	r13, r12
; CHECK:	mov.w	r2, r13
; CHECK:	rra.w	r13
; CHECK:	mov.w	#1, r12
; CHECK:	bic.w	r13, r12

define i16 @sccweq(i16 %a, i16 %b) nounwind {
	%t1 = icmp eq i16 %a, %b
	%t2 = zext i1 %t1 to i16
	ret i16 %t2
}
; CHECK-LABEL:sccweq:
; CHECK:	cmp.w	r13, r12
; CHECK:	mov.w	r2, r12
; CHECK:	rra.w	r12
; CHECK:	and.w	#1, r12

define i16 @sccwugt(i16 %a, i16 %b) nounwind {
	%t1 = icmp ugt i16 %a, %b
	%t2 = zext i1 %t1 to i16
	ret i16 %t2
}
; CHECK-LABEL:sccwugt:
; CHECK:	cmp.w	r12, r13
; CHECK:	mov.w	#1, r12
; CHECK:	bic.w	r2, r12

define i16 @sccwuge(i16 %a, i16 %b) nounwind {
	%t1 = icmp uge i16 %a, %b
	%t2 = zext i1 %t1 to i16
	ret i16 %t2
}
; CHECK-LABEL:sccwuge:
; CHECK:	cmp.w	r13, r12
; CHECK:	mov.w	r2, r12
; CHECK:	and.w	#1, r12

define i16 @sccwult(i16 %a, i16 %b) nounwind {
	%t1 = icmp ult i16 %a, %b
	%t2 = zext i1 %t1 to i16
	ret i16 %t2
}
; CHECK-LABEL:sccwult:
; CHECK:	cmp.w	r13, r12
; CHECK:	mov.w	#1, r12
; CHECK:	bic.w	r2, r12

define i16 @sccwule(i16 %a, i16 %b) nounwind {
	%t1 = icmp ule i16 %a, %b
	%t2 = zext i1 %t1 to i16
	ret i16 %t2
}
; CHECK-LABEL:sccwule:
; CHECK:	cmp.w	r12, r13
; CHECK:	mov.w	r2, r12
; CHECK:	and.w	#1, r12

define i16 @sccwsgt(i16 %a, i16 %b) nounwind {
	%t1 = icmp sgt i16 %a, %b
	%t2 = zext i1 %t1 to i16
	ret i16 %t2
}

define i16 @sccwsge(i16 %a, i16 %b) nounwind {
	%t1 = icmp sge i16 %a, %b
	%t2 = zext i1 %t1 to i16
	ret i16 %t2
}

define i16 @sccwslt(i16 %a, i16 %b) nounwind {
	%t1 = icmp slt i16 %a, %b
	%t2 = zext i1 %t1 to i16
	ret i16 %t2
}

define i16 @sccwsle(i16 %a, i16 %b) nounwind {
	%t1 = icmp sle i16 %a, %b
	%t2 = zext i1 %t1 to i16
	ret i16 %t2
}

